ltc2221cup/iup资料 | |
ltc2221cup/iup |
|
file size : 116 kb
manufacturer:linear description:the km732v589a/l is a 1,048,576-bit synchronous static random access memory designed for high performance sec- ond level cache of pentium and power pc based system. it is organized as 32k words of 32bits and integrates address and control registers, a 2-bit burst address counter and added some new functions for high performance cache ram applica- tions; gw, bw, lbo, zz. write cycles are internally self-timed and synchronous. full bus-width write is done by gw, and each byte write is per- formed by the combination of wex and bw when gw is high. and with cs1 high, adsp disable to support address pipelining. burst cycle can be initiated with either the address status pro- cessor(adsp) or address status cache controller(adsc) inputs. subsequent burst addresses are generated internally in the systems burst sequence and are controlled by the burst address advance(adv) input. lbo pin is dc operated and determines burst sequence(linear or interleaved). zz pin controls power down state and reduces stand-by cur- rent regardless of clk. the km732v589a/l is fabricated using samsungs high per- formance cmos technology and is available in a 100pin qfp/ tqfp package. multiple power and ground pins are utilized to minimize ground bounce. |
1pcs | 100pcs | 1k | 10k | ||
型 号:ltc2221cup/iup 厂 家:linear 封 装:0510 批 号:smd 数 量:4256 说 明: |
|||||
运 费: 所在地: 新旧程度: |
|||||
联系人:林浩/林妮 |
电 话:0755-82532799/82532766/83989559 |
手 机:13510168121/13725556003 |
qq:496982847/351622092 |
msn:linearic@hotmail.com |
传 真:0755-82532766 |
email:maxim_zi@126.com |
公司地址: 深圳市福田区佳和大厦b座1802室 门市部:华强广场 q2a114展销柜 |