ad5200brm50资料 | |
ad5200brm50 |
|
file size : 116 kb
manufacturer:adi description:because it is a synchronous device, address, data inputs, and read/ write control inputs are captured on the rising edge of the input clock. burst order control (lbo) must be tied to a power rail for proper operation. asynchronous inputs include the sleep mode enable (zz) and output enable. output enable can be used to override the synchronous control of the output drivers and turn the ram's output drivers off at any time. write cycles are internally self-timed and initiated by the rising edge of the clock input. this feature eliminates complex off- chip write pulse generation required by asynchronous srams and simplifies input signal timing. |
1pcs | 100pcs | 1k | 10k | ||
型 号:ad5200brm50 厂 家:adi 封 装:0529 批 号:mssop 数 量:3500 说 明:特价出售,全新原装.部份无铅 |
|||||
运 费: 所在地: 新旧程度: |
|||||
联系人:林浩/林妮 |
电 话:0755-82532799/82532766/83989559 |
手 机:13510168121/13725556003 |
qq:496982847/351622092 |
msn:linearic@hotmail.com |
传 真:0755-82532766 |
email:maxim_zi@126.com |
公司地址: 深圳市福田区佳和大厦b座1802室 门市部:华强广场 q2a114展销柜 |