ltc2422cms资料 | |
ltc2422cms |
|
file size : 116 kb
manufacturer:linear description:at the low state of the clock a reset signal is generated which clears all the shift registers for the next set of data. the shift registers are static mas- ter-slave configurations. there is no clear for the master portion of the first shift register, thus allow- ing continuous operation. there must be a complete set of 36 clocks or the shift registers will not clear. when power is first applied to the chip an internal power on reset signal is generated which resets all registers and all latches. the start bit and the first clock return the chip to its normal operation. bit 1 is the first bit following the start bit and it will appear on pin 18. a logical "1" at the input will turn on the appropriate led. figure 3 shows the timing relationship between data, clock and data enable. |
1pcs | 100pcs | 1k | 10k | ||
型 号:ltc2422cms 厂 家:linear 封 装:0633 批 号:smd 数 量:3156 说 明: |
|||||
运 费: 所在地: 新旧程度: |
|||||
联系人:林浩/林妮 |
电 话:0755-82532799/82532766/83989559 |
手 机:13510168121/13725556003 |
qq:496982847/351622092 |
msn:linearic@hotmail.com |
传 真:0755-82532766 |
email:maxim_zi@126.com |
公司地址: 深圳市福田区佳和大厦b座1802室 门市部:华强广场 q2a114展销柜 |